-
Notifications
You must be signed in to change notification settings - Fork 73
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
batch: export FPGA IO width macro and merge output data for connection #579
Conversation
5a6e0f9
to
5f3dc09
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
def batchBitWidth in Line 59. Use it for vMacros and IO width
b1e1e5c
to
8cedc99
Compare
src/main/scala/Gateway.scala
Outdated
@@ -271,12 +273,12 @@ object GatewaySink { | |||
} | |||
val out = Option.when(config.isFPGA) { | |||
IO(new Bundle { | |||
val batch = Output(chiselTypeOf(io)) | |||
val data = Output(UInt()) |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
explicitly use width calculted in config
src/main/scala/Gateway.scala
Outdated
@@ -55,7 +55,8 @@ case class GatewayConfig( | |||
def maxStep: Int = if (isBatch) batchSize else 1 | |||
def stepWidth: Int = log2Ceil(maxStep + 1) | |||
def replayWidth: Int = log2Ceil(replaySize + 1) | |||
def batchArgByteLen: (Int, Int) = if (isNonBlock || isFPGA) (3600, 400) else (7200, 800) | |||
def batchArgByteLen: (Int, Int) = if (isFPGA) (1900, 100) else if (isNonBlock) (3600, 400) else (7200, 800) | |||
def batchBitWidth: Int = if (isFPGA) 16000 else if (isNonBlock) 32000 else 64000 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
calculated by byteLen above to make sure consistency
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
ok
8cedc99
to
fcdbf0c
Compare
When using fpga, the IO width information is exported to the macro definition file, and the info and data in the out are merged to facilitate direct connection to the transmission module
When using fpga, the IO width information is exported to the macro definition file, and the info and data in the out are merged to facilitate direct connection to the transmission module