Code

Add support for f32, as well as f64#17

Code

Merged

smu160 merged 9 commits intomainQuState/PhastFT:mainfrom feature/single-precisionQuState/PhastFT:feature/single-precisionCopy head branch name to clipboardApr 1, 2024

+562-501

Commits

Commits on Mar 18, 2024

• Initial commit

  smu160

  committed
  0fbcf0f

  Copy full SHA for 0fbcf0f

Commits on Mar 19, 2024

• Implement SIMDized twiddle generation using macro

  smu160

  committed
  1d3a1b3

  Copy full SHA for 1d3a1b3

Commits on Mar 20, 2024

• Remove duplicate public functions

  smu160

  committed
  8b2bf5d

  Copy full SHA for 8b2bf5d

• Fix formatting with cargo fmt

  smu160

  committed
  7c9550d

  Copy full SHA for 7c9550d

Commits on Mar 21, 2024

• Add tests for 32 bit planner

  smu160

  committed
  14df45d

  Copy full SHA for 14df45d

Commits on Mar 28, 2024

• Finish adding test macros for f32/f64

  Show description for 5806b50
  smu160

  committed
  5806b50

  Copy full SHA for 5806b50

• Merge branch 'main' into feature/single-precision

  smu160

  authored
  fdcda3c

  Copy full SHA for fdcda3c

Commits on Mar 29, 2024

• Use 16 lanes for f32 in SIMD butterfly kernel

  smu160

  committed
  19131da

  Copy full SHA for 19131da

• Fix formatting

  smu160

  committed
  4b909ae

  Copy full SHA for 4b909ae