Skip to content

Pull requests: UCSBarchlab/PyRTL

New pull request New
8 Open 230 Closed
8 Open 230 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Run all tests with Python 3.14 by default. Remove Python 3.9 support because it has reached end-of-life.
#478 opened Nov 8, 2025 by fdxmw Loading…
1
Pyrtl floating point library
#475 opened Oct 30, 2025 by gaborszita • Draft
16
Allow passing custom module name to output_to_verilog
#474 opened Oct 21, 2025 by devmam999 Loading…
38
Add Posit Support to PyRTL
#473 opened Oct 6, 2025 by arvindajaybharadwaj Loading…
@fdxmw
5
Throw an exception if the user tries to render a trace without stepping the simulation
#472 opened Sep 7, 2025 by gaborszita Loading…
2
Added Module name change functionality for Issue #420
#427 opened Sep 27, 2022 by spencercheese Loading…
Implement a language agnostic hardware representation
#404 opened Sep 21, 2021 by RhysGretsch81 Loading…
4
Ability to import specific module from Verilog/model from BLIF without making its io the block's IO
#398 opened Jul 9, 2021 by mdko Loading…
1
ProTip! Add no:assignee to see everything that’s not assigned.