New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Improvements for riscv #65

Merged

xiaoxiang781216 merged 4 commits into open-vela:dev from no1wudi:dev

Dec 26, 2024

Contributor

no1wudi commented Dec 25, 2024

No description provided.

no1wudi added 4 commits

December 25, 2024 16:16


          boards/esp32c3-legacy: Add missing include to esp32c3_boot.c

07c52c4


          riscv: Suppress LOAD RWX linker warning

2ff5427


          arch/risc-v: Add ARCH_HAVE_RAMFUNCS option for ESP32-C3

33e8e9f


          risc-v: Move CSR register manipulation macros to csr.h

6ef6b5e

CLAassistant commented Dec 25, 2024 •

edited

Loading

All committers have signed the CLA.

xiaoxiang781216 approved these changes

View reviewed changes

xiaoxiang781216 merged commit 7e5ce63 into open-vela:dev

3 checks passed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet