axi4-lite-interface
Here are 4 public repositories matching this topic...
This repo contains an implementation of Axi4 lite interface on system verilog. Verilator and Vivado tools are used .
-
Updated
May 4, 2024 - SystemVerilog
RTL Design of AXI4 Bus Protocol followed by AXI4-Lite Bus Protocol and Handshaking Communication Principle
-
Updated
Apr 7, 2024 - Verilog
This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
-
Updated
May 4, 2024 - SystemVerilog
Improve this page
Add a description, image, and links to the axi4-lite-interface topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the axi4-lite-interface topic, visit your repo's landing page and select "manage topics."