CSC302: Digital Logic Design and Analysis [DLDA] & CSL301: Digital System Lab [DS Lab] <Semester III>
🎓💻All of my projects at University of Tehran
Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.
Digital Logic Design Lab, Sharif University of Technology
My work for the laboratory exercises provided by intel FPGAcademy (Digital Logic) during my internship at PyramidTech in Summer 2022.
Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.
BitCalculator is used for bitwise arithematic operations like addition, subtraction, multiplication etc.
We have developed an Electronic Voting Machine designed to tally the votes of 60 individuals. In this setup, there are six candidates vying for positions.
This Project is about 7 segment display of an ID using Different Gates and Multiplexers,Decoders
Built vending machine circuit using sequential logic design
Add a description, image, and links to the digital-logic-design-lab topic page so that developers can more easily learn about it.
To associate your repository with the digital-logic-design-lab topic, visit your repo's landing page and select "manage topics."