Verilog for ASIC Design
-
Updated
Sep 13, 2021 - Verilog
Verilog for ASIC Design
Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
Verilog Codes for various Design
Generates a Finite State Machine to detect a binary sequence
All my submissions to assignments in CS254 - Digital Logic Design Lab ( Spring Course 2019 IIT BOMBAY)
A hardware-based teaching aid for students to get familiarized with sequential logic using Basys FPGA boards.
Mealy Finite State Machine type overlapping sequence detector of "1011" in SystemVerilog.
sequence detector with overlapped 2 patterns 010111 or 1101
Verilog Mini Projects
basic implementation of logic structures using verilog (revising github)
FSM: Sequence Detector using Verilog HDL
Add a description, image, and links to the sequence-detector topic page so that developers can more easily learn about it.
To associate your repository with the sequence-detector topic, visit your repo's landing page and select "manage topics."